Engineering and infrastructure

AI accelerators and hardware co-design

AI accelerators and hardware co-design is the work of shaping chips and compute architectures around the demands of AI workloads. AI companies need it when off-the-shelf hardware limits how fast, how cheaply or how far their models can run.

Compute is now one of the biggest constraints on what an AI company can build, so more teams want a say in the hardware underneath their models. The hires are tricky because the skills sit between disciplines. A strong chip designer may not understand model behaviour, and a strong ML engineer may not understand silicon. Look for people who can reason across both and explain the trade-offs plainly.

Hiring now 3Emerging 1

Roles in this family

4 roles

Where the people come from

Computer architecture, electrical engineering or chip design

Not to be confused with. Facilities and software compilers remain separate ownership areas.

Core skills

  • Linear algebra and optimisation
  • GPU programming
  • Simulation and digital twins
  • Hardware and computer architecture

Where it is used

  • Semiconductors and compute infrastructure

More in Engineering and infrastructure

← All new job families

Start a search

Hiring in aI accelerators and hardware co-design?

Tell us the work you need done. We find the people already doing it, whatever their job title says.